Abstract-Finite Ground Coplanar (FGC) waveguide transmission lines on CMOS grade silicon wafer (p<O.Ol ohm-cm) with a thick embedded silicon oxide layer have been developed using micromachining techniques. Lines with different lengths were designed, fabricated and measured. Measured attenuation and s-parameters are presented in the paper. Results show that the attenuation loss of the fabricated FGC lines is as low us 3.2 dB/cm at 40 GHL
INTRODUCTION

Radio Frequency and Microwave Monolithic
Integrated Circuits (RFICs and MMICs) fabricated on silicon substrates have obtained widespread use in personal communication, GPS, and other systems that are highly dependent on cost. The possibility of low cost RF and microwave circuits integrated with digital and analog circuits on the same chip is creating a strong interest in silicon as a microwave substrate. Their operation on CMOS grade Si, however, is degraded by the high loss of transmission lines and anteunas. Transmission lines and passive circuit components fabricated directly on standard, low-resistivity silicon wafers, commonly used in commercial foundries, have high loss, or low Q-factors [I] . To overcome this problem researchers have used two different approaches. In the first approach, high resistivity Si (HRS) wafers are used (p>2500 Cl-cm) [2]-[3] and traditional microwave components have a performance similar to those on dielectric substrates, such as GaAs. In the second approach, polyimide or BCB layers are used 011 top of the CMOS substrate to create an interface layer that can host low loss microwave components. Both microstrip and coplanar waveguide transmission lines fabricated in this way have exhibited low attenuation for an optimum polyimide thickness
In the case of finite coplanar lines with an interface layer, the structure may be thought of as [41-[51. a Metal-Insulator-Semiconductor (MIS) one that may support three modes of propagation (skin effect mode, a dielectric quasi-TEM mode, and a slow-wave mode). Prior work on MIS coplanar waveguides has explored this with the goal of developing slow wave structures for circuit size reduction [5-71. However, the slow-wave structures were built on thin insulators deposited over a thin, highly doped semiconductor layer that is grown on an insulating material [7, 81. Because the insulating layer is thin (less than 1 pm), the fields interact strongly with the semiconductor layer and the attenuation is reported to bc greater than 10 dBkm [8, 91. Thus, while interesting and useful for some purposes, the attenuation is too high for most Si RFICs. References [6] and [7] demonstrated the viability of using thick polyimide interface layers to reduce the dielectric loss of FGC lines and Coplanar Waveguides (CPW) on low resistivity silicou wafers.
In this paper, we present for the first time measured characteristics of FGC lines built on a CMOS grade silicon substrate (~4 . 0 1 Cl-cm) with an embedded thick silicon oxide layer using micromachining tecluiiques. A schematic of the proposed structure can be seen in 
CIRCUIT FABRICATION AND CHARACTERIZATION
The resistivity of silicon substrates was first measured with a four-point probe and determined to be 0.0057 R-cm. The fifty microns thick silicon dioxide islands were embedded in the silicon substrate by etching deep trenches in selected areas of the silicon substrate (using the Bosch process) and subsequently oxidizing the silicon left in between the trenches. This process was then augmented by a LPCVD oxide deposition in order to fill any empty space between the oxidized slabs and create a solid piece of thick Si02 island. Figure 2 is an SEM picture of the cross section of such an oxide island (-50pm thick), showing the excellent quality of the oxide and very small surface roughness (<0.5pm). Once the oxide islands were created the coplanar waveguide transmission lines were pattemed and Au electroplated to a thickness of 3 pm (Figure 3 ). Measurements were taken using an Agilent 8510 network analyzer and a probe station. The GGB SOLT calibration was implemented. To improve the accuracy, each circuit was measured several times. The dimensions of the different lines are summarized in Table 1 . Full wave simulations were also performed using Sonnet for the fabricated transmission lines and results yielded a characteristic impedance of R5 II and an effective dielectric constant of 2.35. The latter value indicates that most of the electromagnetic filed is contained in the thick oxide layer. 
RESULTS
The measured s-parameters of the three FGC lines fabricated on CMOS grade silicon with embedded silicon oxide are shown in Figure 4 . It is seen that the maximum retum loss for all lines is around 6 dB. The maximum insertion loss comes from the longest line as expected, and it is around 2.75 dB at 27.5GHz. Based on the s-parameter measurements of all three lines, the attenuation for the transmission line with s=42 um and w=24 um was extracted [6] G. E. Ponchak A. Margomenos, and L. P. B.
Katehi, "Low loss CPW on low resistivity Si substrates
The for the FGC lines is shown in Figure 5 . The average value of the three lines is plotted. As it is shown, the attenuation is only 3.2 dB/cm at 40 GHz and 1 .X dB at 20 GHz.
with a micromachined polyimide interface layer for WIC interconnects," IEEE Trans. Microwave n e o r y and Techniques, Vol. 49, No. 5 
CONCLUSIONS
Measured s-parameters and attenuation of FGC lines on CMOS grade silicon with embedded thick silicon oxide using micromachining techniques are presented for the first time. Results indicate that the line attenuation for a wafer with very low resistivity using this technique is as low as 3.2 dBicm at 40 GHz. The proposed micromachining technique is, thus, an excellent candidate for the fabrication of several microwave components on CMOS grade Si substrates. More results will be presented at the conference, including measurements for the effective dielectric constant.
